



# Design and Implementation of High Performance Vedic Multiplier using Brent Kung Adder

NehaTyagi<sup>1</sup>, Neeraj Kumar Sharma<sup>2</sup>  
M.Tech Student<sup>1</sup>, Associate Professor<sup>2</sup>  
Department of Electronics and Communication  
Vivekanand Institute of Technology, Ghaziabad, India

## Abstract:

In VLSI design, the performance of any system is determined by the performance of the element s.i.e. Multiplier. Multiplier is one of the most important parts in any processor speed which improves the speed of the operation for example in special application processors like Digital Signal Processor (DSPs). Basically, the operational speed of any digital signal processor is strictly dependent upon the speed of the multipliers used. Here, we have used Urdhva Tiryakbhyam method of ancient Vedic mathematics which is derived from the ancient Vedic sutras and booth algorithm method. Vedic mathematics with less number of bits can be used to implement multiplier efficiently in signal processing algorithms. Vedic Mathematics provides principles of high speed multiplication. Here, in this paper we are trying to design high speed Vedic multiplier considering two methodologies (Vedic multiplier using Mux based adder and Vedic multiplier using Brent Kung adder) which are discussed and compared on the basis of their performance and results. Proposed design is simulated using ISim and synthesized using Xilinx ISE 14.5. When compared with Mux based Vedic multipliers, proposed design shows a significant improvement in speed.

**Keywords:** Vedic Multiplier, Delay, speed, BrentKung adder, Urdhva Tiryagbhyam Sutra, Verilog HDL

## 1. INTRODUCTION

Multipliers are frequently used in DSP, image processing architectures and microprocessors. It plays an important fundamental function in arithmetic operations. These days in modern VLSI design delay in data path is considered as a critical parameter. In present time designers are demanding high speed of operation, so it is essential to minimize the delay. There has been lot of researches and work to reduce the delay and now designers have shifted their focus on making a multiplier circuit which are efficient and considerably faster. A high speed processor performance greatly depends on the multiplier, in most digital signal processing systems as well as in all-purpose processors which is one of the essential hardware components also it's consumed area is more. Vedic multiplier gives the fast speed of operations than the conventional multiplier and requires less system memory. As compared to other multiplier design this multiplier requires very small area. Here in this work we use Brent Kung adder for designing Vedic multiplier. Brent Kung adder is the parallel prefix form of carry look ahead adder. In this paper 16-bit Vedic multiplier using Brent Kung adder has been designed. The results shows that the proposed 16-bit Vedic multiplier is faster than 16-bit Vedic multiplier with MUX based adder. The reduction in the delay is approximately 30.6%. The main purpose of this work is to design and implement a high speed 16 X 16 bit Vedic multiplier by combining the best technique in Vedic mathematics named Urdhva Tiryagbhyam and Brent Kung adder.

## 2. VEDIC MATHEMATICS

The ancient Indian Vedic mathematics is now currently used in our global silicon chip technology for easier and faster calculations. The proposed Vedic multiplier is based on the Vedic multiplication formulae (Sutras). By using three sutras

of Vedic mathematics the complex number multiplication can be done, which are Urdhva Tiryakbhyam sutra, Ekadhikena Purvena, and Nikhilam Navatascaraman Dasatah or simply Nikhilam. The Nikhilam sutra of Vedic mathematics can only be applied to large number multiplication. While the Urdhva Tiryakbhyam method of Vedic mathematics can be efficiently applied to all cases of multiplication. This is a universal method for obtaining fast multiplication which can be applied everywhere. It is very simple and easy to implement. For the multiplication of two numbers in the decimal number system these Sutras have been traditionally used. In this present work, we apply the same ideas to the binary number system for making the proposed algorithm compatible with the digital hardware.

### 2.1. Urdhva Tiryagbhyam

Urdhva Tiryakbhyam Sutra is a general multiplication formula which is applicable to all cases of multiplication. It literally means "Vertically and crosswise". This Sutra has been conventionally used for multiplication of two numbers in the decimal number system. The same idea has been applied for binary multiplication in this work. By breaking into smaller sizes, this can solve the multiplication of larger number (N X N bits). The 2 x 2 Vedic multiplier are basic building module through which higher multiplier are designed by splitting into smaller sizes.

**This algorithm can be implemented into three steps which are as follows:**

Step-1: The first step is vertical multiplication of LSB of both multiplicands.

Step-2: Second step is crosswise multiplication and additions of the partial products.

Step-3: Third step is vertical multiplication of MSB of the multiplicand and

addition with the carry propagated from step 2. For better understanding consider 2-bit two binary number are a1a0 and

b1b0. The below figure 1 shows the 2 bit multiplier.

The expression of two bit Vedic multiplier is:  
 $s_0 = a_0 \text{ and } b_0$   
 $s_1 = (a_1 \text{ and } b_0) \text{ XOR } (a_0 \text{ and } b_1)$   
 $c_1 = (a_1 \text{ and } b_0) \text{ and } (a_0 \text{ and } b_1)$   
 $s_2 = c_1 \text{ XOR } (a_1 \text{ and } b_1)$   
 $c_2 = c_1 \text{ and } (a_1 \text{ and } b_1)$   
 $\text{sum} = \{c_2, s_2, s_1, s_0\}$




Figure.1. Line Diagram for 2 X 2 Bit binary multiplication using Urdhva Tiryagbhyam Sutra

**a) Algorithm for 16 X 16 Bit binary numbers Multiplication Using Urdhva Tiryagbhyam:**

A=A15A14A13A12A11A10A9A8 A7A6A5A4A3A2A1A0  
 X1 X0  
 B=B15B14B13B12B11B10B9B8 B7B6B5B4B3B2B1B0  
 Y1 Y0  
 X1X0  
 \*Y1Y0

FEDC  
 CP= X0\*Y0=C  
 CP=X1\*Y0+X0\*Y1=D  
 CP=X1\*Y1=E  
 Where CP=Cross product

**3. Brent Kung adder**

Brent Kung adder is the type of parallel prefix adder. Parallel prefix adder are high performance carry tree adder in which

pre-computing of propagation and generation signal take place. Due to the complexity  $(\log_2 n)$  delay through the carry path, the parallel-prefix tree adders are more favourable in terms of speed as compared to other adders. It consumed less area and has maximum depth. The number of cell of Brent Kung adder can be calculated by  $(2n-1) - \log_2 n$  and the delay of the structure is  $(2\log_2 n - 2)$ . The three steps are generally used for design a Brent Kung adder:

Step-1: It involves the creation of generate and propagate signals for the input operand bits.

Step-2: This involves the generation of carry signals.

Step-3: In this step the sum bits of the adder following stages of the operand bits and the preceding stage carry bit using a XOR gate

**Step-1: Pre-processing Stage**  
 $P_i = A_i \text{ XOR } B_i$   
 $G_i = A_i \text{ . } B_i$   
**Step-2: Carry generation Stage**  
 If nodes are connected than  
 $C_{P_i} = C_{P_i} \text{ . } C_{P_j}$   
 $C_{G_i} = C_{G_i} \text{ + } C_{G_j} \text{ . } C_{P_i}$   
 Otherwise  
 $C_{P_i} = P_i$  and  $C_{G_i} = G_i$  (Here j node is connected to i node)  
**Step-3: Post-processing Stage**  
 $S_i = P_i \text{ XOR } C_{G_{i-1}}$




Figure.2. Schematic of 16 bit Brent Kung adder

**4. Design of 16x16 Vedic Multiplier using Brent Kung adder**


The 2x2-bit Vedic multiplier is the basic building section for the system. Two Half adders are required in designing 2x2 Vedic Multiplier. The 4 x 4-bit multiplier is designed by using four 2 x

2-bit Vedic multiplier. The 8x8bit Vedic multiplier is designed by using four 4x4bit Vedic multiplier building blocks. The approach applied for designing a 16x16-bit Vedic multiplier by using four 8x8 bit multiplier blocks and three 16-bit Brent Kung adder blocks is shown in figure 3.



**Table.1.**

Type	No. of Bits	No. of bonded I/Os	Delay (ns)	Level of logic	Number of Slice LUTs
Vedic multiplier using Brent Kung adder	16	64	12.818	22	568
Vedic multiplier using MUX based adder	16	64	16.142	23	513



**Figure.7. Delay compression between two Vedic multiplier**

## 6. Conclusion and Future Work

This paper work presents a high performance design for multiplication by combining the feature of Vedic mathematics and Brent Kung adder. When we compared our proposed design with Vedic multipliers using Mux based adder proposed design gives much less delay. We conclude that the proposed Vedic multiplier is approximately 30.6% faster from the Vedic Multiplier using MUX based adder. The multiplier architecture and fast performance makes this particularly attractive for VLSI implementations. For future work, its performance within MAC unit and ALU can be tested and compared with other conventional and Vedic designs. This 16 bit Multiplier can be further extended to 32 bit or 64 bit multiplier.

## 7. REFERENCES

[1]. Computer arithmetic “Algorithm and hardware design” by “Behrooz Parhami”

[2]. Avinash shrivastava, Chandrahas sahu “Performance Analysis of Parallel Prefix Adder Based on FPGA” International Journal of Engineering Trends and Technology (IJETT) –Volume 21 Number 6–March 2015

[3]. Design and implementation high performance parallel prefix adder by “H.Sudha Rani, CH.Ramesh” International Journal of Innovative Research

[4]. Gaurav Sharma , Arjun Singh Chauhan , Himanshu Joshi, Satish Kumar Alaria “Delay Comparison of 4 by 4 Vedic Multiplier based on Different Adder Architectures using VHDL” International Journal of IT, Engineering and Applied Sciences Research (IJIEASR), Volume 2, No. 6, June 2013.

[5]. Diptendu Kumar Kundu, Supriyo Srimani, Saradindu Panda, Prof. Bansibadan Maji “Implementation of Optimized High Performance 4x4 Multiplier using Ancient Vedic Sutra in 45 nm Technology” 2014 2nd International Conference on Devices, Circuits and Systems (ICDCS), 978-1-4799-1356-5/14/\$31.00 ©2014 IEEE.

[6]. Saji. M. Antony, S.Sri Ranjani Prasanthi, Dr.S.Indu, Dr. Rajeshwari Pandey, “Design of High Speed Vedic Multiplier using Multiplexer based Adder” 2015 International Conference on Control, Communication & Computing India (ICCC) 19-21 November 2015,IEEE.

[7]. S R Panigrahi, O P Das, B B Tripathy, T K Dey, "FPGA Implementation of a 4x4 Vedic Multiplier", International Journal of Engineering Research and Development, Volume 7, Issue 1 (May 2013), PP. 76-80.

[8]. Poornima M, Shivaraj Kumar Patil, Shivukumar , Shridhar K P, Sanjay H, "Implementation of Multiplier using Vedic Algorithm" International Journal of Innovative Technology and Exploring Engineering, Volume-2, Issue-6, May 2013

[9]. Maroju SaiKumar, Dr. P. Samundiswary "Design and Performance Analysis of Various Adders using Verilog", IJCSMC, Vol. 2, Issue. 9, September 2013, pp. 128-138.

[10]. M. Zamin Ali Khan , Hussain Saleem, Shiraz Afzal and Jawed Naseem“An Efficient 16-Bit Multiplier based on Booth Algorithm” International Journal of Advancements in Research & Technology, Volume 1, Issue 6, November-2012.

[11]. Nidhi Singh , Mohit Singh “Performance Evaluation of 8-Bit Vedic Multiplier with Brent Kung Adder” International Journal of Current Engineering and Technology(IJCET) Inpressco, Vol.6, No.6,Dec 2016.

[12]. Arushi Somani, Dheeraj Jain, Sanjay Jaiswal, Kumkum Verma and Swati Kasht “Compare Vedic Multipliers with Conventional Hierarchical array of array multiplier” International Journal of Computer Technology and Electronics Engineering (IJCTEE) Volume 2, Issue 6, December 2012.

[13]. B. Krishna ,P. Siva Durga Rao, N. V. G. Prasad “High Speed and Low Power Design of Parallel Prefix Adder” International Journal of electronics & communication technology , Volume 3, Issue 4, October- December 2012.